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Abstract. A concurrent automaton (c.a.) A = (/, O, S, ->) consists of sets of input- ( I)  and output- 
lines (O), states (S), and transitions of the type M, s-> N, s' for Mc_ I, Nc_ O, s,s'~ S. M,s--> N,s' 
means that A in state s may take off signals on input-lines M and send off signals on the 
output-lines N switching into state s' without involving a clock. The c.a. forms a quite general 
model for concurrent, parallel computations just as sequential machines do in the sequential case. 
We prove the following: For most network-type models of concurrent computations ( uch as Petri 
nets, speed-independent modules of the MIT or Keller, e.g., data flow machines, asynchronous 
control modules, etc.) with a finite set B of basic components s.t. any c.a. can be simulated by a 
net with components only from the basic set B there holds: for any such set B of basic components, 
for any c.a. A with i input-lines, o output-lines, s states, and t transitions there exists a net N A 
of the given type s.t. (i) NA simulates A, (ii) NA consists only of components of the given basis 
B, (iii) ?CA consists of O( ( i+  o+ s )x  t) components (of B), and.(iv) NA needs O(lg(t+ i+  o)) 
(micro-) steps to simulate one (macro-) transition of A. 
1. Introduction 
In this paper we contribute to a theory of concurrent parallel systems with a 
general decomposition theorem in models for concurrent, parallel computations. 
We first introduce the concept of a concurrent automaton (c.a.), a quite general 
concept with about the same modelling abilities as sequential automata (s.a.) in the 
case of sequential computations. We then show how to decompose such a c.a. into 
quite small and fast parallel operating networks of nearly all known models of 
parallel concurrent computations. Our proof uses APA nets (asychronous, parallel 
automata nets), but this is not important as different network-type models will also 
be fine. For example, any APA net is easily translated into a Petri net with our 
theorem becoming true for modular Petri nets. There is one important advantage 
of APA-nets compared with Petri nets: 
APA nets have a modular structure where all components are machines with 
well-defined interfaces. But, Petri nets events cannot be regarded as 'machines' 
acting on the token distribution on the places as due to places with several output- 
events all these output-events have to agree via some invisible underlying structure 
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which one fires. Thus, an event cannot react only on the status of its 'interface' but 
has to take concurrent activities of different events into consideration. Fortunately, 
this cannot happen in APA nets where any component behaves as a modular machine 
in classical theories. As a first result, implementing APA nets in other models is 
much easier than implementing Petri nets, for example. 
2. Sequential and concurrent automata 
Definition 2.1. A sequential automaton (s.a.) A is a tuple A = (/, O, S, -->) of disjoint, 
finite sets I, O, S of inputs, outputs, and states, respectively, and a relation --> ___ 
( I  x S) x (O x S) of transitions. 
As a model of an s.a. A we always use a black box with input-lines xb . . . ,  x, if 
I = {xl,. • •, x,}, output-l ines y~, . . . ,  Ym if O = {y~,. . . ,  Ym}, states s ~ $. A transition 
xi, s --> yj, s' is understood that A in state s may take off a signal via input-line xi, send 
off a signal onto output- l ine yi and switch to the new state s'. An s.a. is used 
sequentially by its environment if a further signal is sent to A on exactly one 
input-line only after the previous input-signal has yield an output-signal of A on 
some output-l ine that has been removed from the environment. Thus, we use the 
common ideas of s.a. but operate only with a ' l -out-of-n-code'.  
It is quite easy to turn this heuristic into a formally precise definition as is done 
in [7]. We refer to this paper for all questions of formal exactness. Nevertheless, 
this paper should be readable by its own if one allows some formal inaccuracies 
for brevity. 
Definition 2.2. A concurrent automaton (c.a.) A is a tuple A = (/, O, S, -->) of disjoint 
sets I, O, S of inputs, outputs, and states, respectively, with I u O finite, and a 
relation --> ~ (21 x S) x (2 ° × S) of transitions. A is finite if[ also S is finite. 
As a model for a c.a. we again use a black box with input-lines x l , . . . ,  xn, and 
output-lines ~yl , . . . ,  ym for I = {x l , . . . ,  xn}, O = {y~,. . . ,  ym}. A transition M, s--> 
N, s', M G I, N ~ O, s' ~ S, is understood that A in state s may take off one signal 
from each input-line x ~ M, send off one signal onto each output-l ine y ~ N, and 
switch to state s'. The environment operates concurrently with A, i.e., may send 
signals onto input-lines of A without any restriction. A may ignore signals on 
input-lines. E.g., if {x~, x2}, s~--> {y~, Y3}, S2 and {x~}, s~--> {Y3}, s3 hold, A is in state 
sl and signals are on the input-wires x~ and x2, then A is still free to choose any 
of both transitions. Such a model is well known in the theory of Petri nets (PN). 
It is a simple way to express the absence of a global time. 
We shall not make explicit the structure of a signal. A signal may be understood 
as a token in the theory of PN. It may simply be regarded as a "physical imagination' 
of  the change of some pre- and post-conditions (assertions, pointers, e.g.) on some 
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level (say on programs), or as a concrete change of voltage or a bubble on a hardware 
level. Here, we will not go into a deeper discussion on such ideas in models of 
concurrency that are well known (see any introductory paper on Petri net theory 
such as [6], for exaple). Further, it should be noted that any s.a. may be regarded 
to be a c.a. also (with one-elementary input- and output-sets in the transitions). 
Definition 2.3. An APA net (asynchronous parallel automata net) N over some given 
c.a. A1 , . . . ,  An is a graph with copies of A1, . . . ,  An as nodes and connections of 
input- and output-l ines as direct edges with the restriction that any edge connects 
exactly one output of some automaton copy with one input of the same or another 
copy. Let B1 , . . . ,  B,, be the set of all copies of c.a. A1 , . . . ,  An in N. Any Bi is 
called a component (-machine) of N. 
IN (ON) is the set Of all inputs (outputs) of components that are not connected 
via edges in N and is regarded as the set of inputs (outputs) of N. 
Sc = SB1 ×" • " x SBm is the set of all component states of N. 
Sw = N t is the set of all wire states, where l is the number of edges inside N and 
N is the set of all nonnegative integers. 
We regard N as a c.a. N = (IN, ON, S, -->), where S ___ Scx  Sw is the set of (allowed) 
states of N and --> describes the canonical concurrent behaviour of N where any 
'enabled' component may react with firing an allowed transition whenever it likes. 
Definition 2.4. A normed net (NN)  is an APA net over s.a. that is used only 
sequential ly by its environment and where at most one signal may pass inside the net. 
For any set C of c.a. (s.a.), APA(C)  (NN(C) )  denotes the class of all APA nets 
(normed nets) over some elements of C. 
For a formal definition we again refer to [7]. Further, we restrict ourselves in this 
paper to finite c.a. as components for APA nets. Note that an APA net over finite 
c.a. components must not necessarily be a finite c.a. as signals may accumulate on 
wires with an infinite Sw-part. All infinite c.a. of this paper are APA nets with an 
infinite Sw-part but always with a finite $c-part. Other infinite c.a. are not subject 
of this research. 
Further, it may be noted that by definition any NN is again a (finite) s.a. 
We say that a c.a. B simulates (or realizes) a c.a. A iff IA ~ IB, OA ~_ 08 and for 
any state s ~ SA there exist an equivalent state s ~ Ss such that: 
(i) any computation in A starting with s can also be done in B starting with 
some s equivalent o s without introducing deadlocks or live locks in B, and 
(ii) any computation in B starting with some equivalent state s can always be 
continued to an equivalent state s' (say equivalent o s'~ SA), and this state s' is 
also a result of a computat ion in A starting with s. 
The reader who is not satisfied with such a poor definition of  simulation may 
regard the following explicit constructions of nets NA 'simulating' an automaton A
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as transformations from A to Na being the object of our research. The 'simulating' 
properties of  these transformations will be self-evident and the reader will notice 
that they preserve several important aspects concerning the 'computabil ity abilities' 
of the systems to be transformed. Further, our transformations will preserve hang-up- 
freeness, l ivelock-freeness, everal types of PN languages, and safeness. 
Definition 2.5. For sets C1, C2 of c.a. or s.a., C1 finite, and any c.a. A we define: 
• A ~ ~ (72 iff Ex B ~ (72 that simulates A, 
• C~ is an APA basis for C2 iff A ~ ~ APA(C1) holds for all A s C2, 
• C~ is an NN basis for C2 iff A ~ ~ NN(C1) holds for all A ~ C2. 
We talk about an infinite basis C1 if C1 is an infinite set. 
Lemma 2.6. The class of  c.a. with a one-element s ate-set is an infinite APA basis for 
all c.a. 
Proof. Let A = (/, O, S, ~)  be a finite component in some possibly infinite c.a. We 
define A' = ( I  w S', O w S', {0}, ~ ' )  with S' = {s' ; s ~ S}, S' = {s' ; s ~ S}, and -~ is 
defined by 
Mw{s~},O-~ Nw{s~},O iff M, Sl-~ N, s2 holds in A. 
Now we regard the APA net A ÷ over A' defined as A' with all output-lines ' fed 
back to the input-lines s' for all s ~ S. In the state set of A ÷ exactly one fed back 
'state-line' must carry a signal that represents the state in A. We now substitute all 
components by these nets and result with one-elementary state-set automata s a 
basis. [] 
Because of this lemma we will also regard tuples (/, O, ~)  with - _ 21 ×2 ° as 
c.a. Table 1 presents ome c.a. we will operate with. 
3. Decomposition technique 
We define the size of an APA net as the number of its components and the time 
as the maximal number of components a signal may pass before reaching an output. 
Thus, a 'busy-waiting' technique would yield an infinite time in this measure. The 
construction of the next lemma also gives an example of  both concepts. 
Lemma 3.1. For all n ~ N: 
V" ~ ~ APA(V)  with size O(n) and time O(lg(n)). 
Proof. Fig. 1 gives an example for n = 2 3. The size of this construction is n -  1 and 
the time is lg(n),  the maximal number of components an individual signal can 
pass. [] 
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Fig. 1. 
This result is optimal as both bounds cannot be improved for any finite basis for 
{V n, n ~J}:  let C be any APA basis fo r  {V n, n~l~} with V~ ~ APA(C)  for all n. 
For m = max{ # Oa, A ~ C} we need at least n~ m copies of elements of C to simulate 
V n just to ensure sufficiently many output-lines. The same argument holds for the 
time as one has to pass at least Ig(n/m) elements to result in n different signals. 
As m is fixed, both above bounds must hold. 
With a similar tree-construction one proves at once the following lemma. 
Lemma 3.2. For all n ~ N: 
• Wn~ ~ APA(W)  with size O(n) and time O(lg(n)). 
• Kn~ e APA(K)  with size O(n) and time O(lg(n)). 
• I n ~ ~ APA( I )  with size O(n) and time O(lg(n)). 
Lemma 3.3. For all n ~ N:  
S n ~ ~ APA(S, V, K)  with size O(n) and time O(lg(n)).  
Proof of Lemma 3.3. The construction is a double tree-structure with an input-tree 
storing the input and an output-tree allowing one signal at most to pass. The 
S-components of the input-tree are in the state on, those of the output-tree are in 
the state off. All signals have to pass a centre component, Sc, where the state "on, 
off" is stored.. Fig. 2 gives an example. [] 
Using the same construction with an ST-element instead of an S-element in the 
centre yields the following lemma. 
Lemma 3.4. For all n ~ I~: 
ST n ~ ~ APA(S, ST, V, K)  with size O( n ) and time O(lg(n)).  
ST is used as a storage-element and becomes quite helpful  in further analysis. 
With ST one easily proves the next lemma. 
Lemma 3.5. For all n ~ N; 
H n c ~ APA(H,  ST, S, V, K)  with size O(n) and time O(lg(n)).  
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Proof of Lemma 3.5. Fig. 3 presents the idea. [] 
The previous two bases are obviously redundant as S may be simulated by ST 
and ST by one S- and one H-element,  for example. However, we are not interested 
in mimimality of bases here, as our complexity results hold for any basis. 
Lemma 3.6. I f  a c.a. A can be simulated by an APA net NA of  size O(s) and time 
O( t) over some basis B, then A can be simulated by some APA net N'A over any basis 
with the same bounds O(s) and O(t). 
Proof. Let B' be a new basis. Any element of the old basis B is simulated by some 
APA net over B' with sizes and times independent of A. Thus, replacing these nets 
for the old basis elements in NA gives a new net over the new basis with constant 
factors in the simulations that do not change the bounds. [] 
Definition 3.7. For any c.a. A = (I, O, S, -~) we define s := # S; o := CA O; i:= CA I ;  
t:= CA~. 
out(~'):=CA{~"E->;7'=(M,s)-->(N',s ' )  with (N ' , s ' )#(N,s ' )}+l ,  where ~-= 
(M,s ) ->(N,s ' )  is a transit ion in R, defines the degree of nondeterminism 
of transition ~-. 
d :=max{out ( r ) ;  re ->} is the maximal degree of nondeterminism in A. A is 
called deterministic iff d = 1. 
Lemma 3.8. For any c.a. A there holds d <<- 2 ° x s, t <~ 2 i × s x d, and without loss oJ 
generality we assume: s <~ t + 1. 
For any s.a. A there holds d <~ o xs, t<~ i xs  xd,  and without loss of  generality we 
assume: max{/, o, s - 1} ~< t. 
s<~ t+ 1 may be assumed as any transition M, s~ N, s' may be replaced by 
M, s ~ N, stop, with a new distinguished state 'stop', iit there is no transition with 
the state s' on its left-hand side. 
4. Decomposit ion of  concurrent automata 
We now have finished all prel iminary work to state and prove the intented results. 
The following theorem on sequential  automata is well-known and a proof can be 
found in [2], where the bounds in part(ii) are obviously optimal. 
Theorem 4.1. (i) For any NN basis B for s.a., for any deterministic s.a. A: 
A~ ~ NN(B)  with size O(i x s) and time O(lg(i) xlg(s)) .  
(ii) For any APA basis B for s.a., for any deterministic s.a. A: 
Ae ~ APA(B) with size O(i xs)  and time O(lg( i )+lg(s) ) .  
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According to the above lemma the constants t and o are not needed in estimations 
about deterministic s.a. This will not be true for c.a., obviously. Our main purpose 
is a generalisation f Theorem 4.1 for concurrent automata. Following the technique 
of the APA net decomposition theorem in [7] yields the following theorem. 
Theorem 4.2. For any APA basis B for c.a., for any c.a. A = (I, 0,  S, ~): 
Aee  APA(B) with size O(t  x ( i+o+s) )  and time O(t xlg('t × i)+lg(o)) .  
Proof. Use the previous lemmata nd follow the lines of the proof of [7, Theorem 
6]. [] 
We shall not go into the details of this proof as the next theorem improves the 
above theorem with an independent proof. Also, we do not need the decompositions 
of H n, S n, and ST n in the sequel, but they are required in the previous proof and 
are very helpful for an understanding of the following more complicated transforma- 
tions. The main disadvantage of Theorem 4.2 (in comparison with Theorem 4.1) is 
the factor t in the time measure. This factor t in the construction in [7] is due to 
the fact that quite a lot of activity inside the used APA nets is done sequentially. 
We now try to eliminate sequential behaviours and to operate parallely wherever 
possible. Surprisingly, this idea also leads to a very simple construction with a very 
smooth time bound. 
Theorem 4.3. For any APA basis B for c.a., for any c.a. A = (I, 0,  S, -->): 
A e e APA(B) with size O( t × ( i + o + s)) and time 0 (lg( t + i + o)). 
Proof. According to Lemma 3.6 we prove this result only for a specific basis B for 
c.a., namely B = {K, V, W, F, D*}, and by Lemma 2.6 only for 1-element state-set 
automata. Further, we will demonstrate this transformation with an example. 
Regard the c.a. A with inputs {1, 2, 3, 4}, outputs {5, 6}, and transitions 
{1,2} ~{5} [a],  
{1, 2, 3}~ {6} [ /3 ] ,  
{2, 3, 4}~ {5, 6} [y], 
{3, 4} ~{5} [8]. 
A is simulated by the net Na of Fig. 4. A transition X (e {a,/3, 1/, 8}) of A is simulated 
within NA as follows. 
Na~is in some distinguished initial state with SW 4 in some state "on"  and exactly 
one s~gnal on the wire "t" ,  denoted by a cross in the figure. This signal splits into 
fou(, one for each W-gate ct,/3, y, 8. Input-signals may arrive via the input-lines 1, 
2, 3, and 4; they will split into several signals for those transitions X c {a,/3, y, 8} 
which they influence in A. Thus, a signal may pass a W-gate X if and only if 
transition X is fireable in A. As several transitions may be fireable in A, several 
signals may reach SW 4 on some input-lines. SW 4 chooses one fireable transition to 
fire and puts the whole construction i to a distinuished initial state again as follows. 
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In some state "on"  at most one input-signal may pass SW 4, say via input-l ine X, 
leading to an output-signal via line X + and a new state s x for X E {a, fl, y, 8}. This 
output-signal will split in such a manner  that all input-lines j E {1, 2, 3, 4} of NA that 
were not needed for transit ion X to fire will also receive a signal. (Note that now 
two signals may accumulate on some wires, as i*, for example.) Thus all input-lines 
have received a signal up to now and all remaining W-gates (transitions rE 
{a,/3, y, 8}, r ~ X, are now fireable and send a signal to SW 4. SW 4 in state s x waits 
for all  input-signals r ~ X, takes them off and sends a signal to the correct output-l ine 
X' and onto the reset-line t changing into its initial state " 'on" .  Note that this artificial 
firing of all W-gates a,/3, y, 8 is required to withdraw the redundant split input- 
signals. E.g., two input-signals via 1 and 2, forcing transition a to be fired, are also 
split into signals on the input-l ines of  the W-gate/3 and y that must be withdrawn. 
It remains to decompose the SW-elements into nets over some fixed basis. 
Therefore, we need the c.a. F and D* defined in Table 1. The 'decider' D* operates 
in "phases'. We describe one such phase. 
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The distinguished state "on"  of D* is s" or s~,. A first signal X via a and b that 
passes D* is stored (new state sx, X ~ {a,  b}) and sent out to line X'. The different 
signal ~- E {a, b}, ~- # X, may also pass D* leading to the output m and new state s' X'  
still storing the f i r s t  passing signal. In all states s x and s x a signal via t may test 
D*, telling via output-l ine t r which signal passed D* first. 
It is now easily seen that the construction Nsw- of Fig. 5 simulates SW" with size 
O(n)  and time O(lg(n)). Fig. 5 presents an example with n = 8 (note that n = 4 is 
only needed for the construction of  Fig. 4) that should make the idea understandable. 
The output-lines i ° are connected with the input-lines i ° (in the left comer) but 
dropped for legibility for 1 <~ i ~< 8, also for the lines I up to VII. 
The signal via input-lines 1 up to 8 that passes SW 8 to store s x is stored in Nsw ~ 
with the path from input X to the root + that a test-signal via + will follow. Thus, 
a first signal passing a D*-element within Nsw 8 will drop down, a second will leave 
via an output O for O e {I, I I , . . . ,  VII}. The first signal, X, passing + will go back 
to X °, pass F and leave via X ÷ (F  is a modulo-2 counter: a first signal uses the 
output + X , a second the output X'; and so forth) with the state s x still stored in the 
path from + to X ÷. Now, all remaining signals ~" c {1 , . . . ,  8}, r # X, will reach Nsw ~. 
Thus, W may fire, withdrawing all these signals. Firing of W leads to a further 
t-test input that reaches again X ° and F and the output X', where a V-element also 
1 1 o 2 ° 2 3 3 o 4 ° 4 5 5 ° 6 ° 6 7 7 ° ~ 8 
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puts a signal on the reset-line t that is not shown in the figure. Up to now, all 
D*-components have been used twice and are thus in the distinguished state s~ for 
X ~ {a, b} that decodes some state "on"  of SW 8. 
Counting the required number of component machines results with O(t x (i + o)) 
and the maximal number of components an individual signal may pass is 
O(lg(max(t, i, o))). As we have replaced all original states by additional input -and 
output-lines (Lemma 2.6) we have to substitute i+s for i and o+s for o to 
get the correct bounds for automata with states. As O(lg(max(t, i+s, o+s) ) )= 
O(lg(t + i+  o + s)) = O(lg(t + i+ o)) (note: s <~ t+ 1), our result holds. [] 
To count the maximal number of components an individual signal may pass one 
has to note that any closed circle in the construction of Fig. 4 and 5 possesses an 
x+-line (see Fig. 4) that is connected with the first output of the F-component of 
Fig. 5. As exactly one F-component  in SW is used exactly twice, one circle of the 
whole construction is used once. 
The above construction correctly operates in an concurrent environment, where 
signals may arrive concurrently, nonsynchronized, without any restriction. It should 
be noted that the construction also operates correctly if the reset-line t in Fig. 4 is 
dropped. 
5. Discussion 
The previous construction of Theorem 4.3 preserves obviously hang-up freeness, 
livelock-freeness, everal types of Petri net languages (see, for example, [3]) and 
also---more vague-- the 'computabil ity' properties of the system to be simulated. 
But, unfortuantely, this construction does not preserve 1-safeness: if A is 1-safe (at 
most one signal may run on one line), the simulating net NA may be 2-safe. To 
ensure a 1-safe behaviour we may proceed as follows. 
Replace the K-components connecting the input-lines i with the /+-lines by a 
construction as presented in Fig. 6 and ensure that SW also sends a reset-signal on 
all those new e-inputs when it would put a signal on the line t. Now, the /*-lines 
are 1-safe, but still up to two signals may accumulate on the lines from the X ÷-outputs 
of SW to the /÷-lines of Fig. 6. This is because an input signal on line i, that does 
not influence the chosen transition X, may pass S of Fig. 6 and play the role of the 
requested signal via i ÷. I f  the next transition r is also not influenced by the input 
i, a further signal is send via z + that may meet the previous one. However, one has 
to note that at most two signals may accumulate on those wires: as we try to simulate 
a 1-safe automaton, no more signals can arrive via input i and one signal from the 
/÷-lines is now always withdrawn for the correct behaviour of SW. Thus, it remains 
to force a 2-safe behaviour of the mentioned wires into a 1-safe behaviour. This is 
easily done by some standard techniques. Most well known are hand-shaking 
procedures: add to any 2-safe wire w a 'ready'-wire w- in inverse direction that 





carries a signal iff w does not. Now, any component trying to put a signal onto w 
has to withdraw also a signal from w- and any component that takes a signal from 
w has to send a signal onto w-. This also requires ome more complicated component 
machines. 
We have thus introduced new loops, but without any busy-wait ing (and without 
introducing livelocks). Thus, our size- and time-bounds remain the same, but we 
have to be more careful in a definition of our notation of 't ime' in order that a 
changing of a signal from wire w to w- and vice versa is not misunderstood as a 
loop of one ' individual'  signal. 
There is an alternative technique without 'ready' wires: Replace the components 
F in Fig. 5 that lead immediately to the output lines X + and X' by modulo-4 counters 
that send a first signal onto a new line + X1, a second onto X, a third onto a new 
line + X2, a fourth onto X' again, and so forth. Now, one signal is send on both lines 
÷ + 
X1 and X2 instead of two signals onto X +. All those + " Xj -lines, j = 1 or 2, that have 
to be connected to some input i must now be fed into a larger Sk-component, 
analogously to the construction of Fig. 6, to ensure also a 1-safe behaviour of the 
/*-lines. All bounds remain unchanged. 
These 1-safe APA nets coincide with Keller's speed-independent modules [4]. 
Maybe, Keller's modules have not become very popular as it was not too clear how 
these modules can simulate general concurrent systems and how complicated this 
would be (see [ l] for such a comment). However, this question is herewith answered. 
We are not interested in minimal sets of basic components here, due to Lemma 
3.6. Several much simpler bases can be found in [7]. 
Our Theorem 4.3 is of larger generality as yet stated: Note that Lemma 3.6 holds 
also for various different net-models/Of concurrent computations. The main idea is 
/ 
to find a finite basis B of some model, say APA net, such that any c.a. A can be 
simulated by a net NA over B with some size O(s) and time O(t).  Now, replace 
any basis element B ~ B by a net N8 simulating B over a second basis of some 
different model that is compatible with the network structure of APA nets and 
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connect all 'component'-nets Nn in the same way the B-components are connected 
within NA to simulate A. Thus, this new network of another model also simulates 
A with the same complexity measures O(s) and O(t) (up to some constant factors 
due to the sizes of {Nn ; B ~ B}). Thus, our result holds for all models of concurrent 
computations that allow to simulate an APA basis and are compatible with the APA 
network structures. This explains our statement in the Abstract. 
Our construction was designed in such a way that it ignores races and hazards 
and allows for highly parallel nonsynchronized activities. This might have some 
technical applications: if one has a correct implementation f the used gates D* 
up to K, our construction methods lead to correct, very fast, asynchronous networks. 
The reset-line t of Fig. 4 is only needed for a better understanding of our 
construction principle and may be dropped in our modification for a 1-safe behaviour 
and also in the main construction. If we drop t and the automaton to be simulated 
is nonsafe or k-safe, where (up to k) signals may accumulate on wires, some 
transitions X may be activated several times and thus may send several signals into 
the SW-part. Nevertheless, SW keeps operating correctly! The reader may try and 
check the smooth behaviour in this rather complicated case. Thereby, we have a 
kind of pipelining technique inside SW that may even speed up the network, but 
at the cost of handling accumulations of signals. 
According to Kung (e.g., [5]), parallelism is crucial to the performance of a VLSI 
system tO get a substantial dvantage to LSI technology. Kung suggests the systolic 
array approach. A direct utilization of Petri net like structures eems to be too 
complicated at the moment. Our APA nets are obviously very closely related to 
Petri nets (there are trivial techniques to translate any Petri net into an APA net 
and vice versa) and also to switching circuits. Thus, this paper may hopefully be a 
contribution to part of a theory of concurrent systems that may become a tool in 
architecture. 
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